Protocol Verification as a Hardware Design Aid
نویسندگان
چکیده
The role of automatic formal protocol veriica-tion in hardware design is considered. Principles are identiied that maximize the beneets of protocol veriication while minimizing the labor and computation required. A new protocol description language and veriier (both called Mur') are described , along with experiences in applying them to two industrial protocols that were developed as part of hardware designs.
منابع مشابه
Functional Verification of a SCI-PHY Level 2 Protocol Engine
In this paper we present our results on verifying the implementation of a SCI-PHY (Saturn Compatible Interface for ATM-PHY devices) Level 2 protocol engine, commercialized by PMC-Sierra, Inc. Using the FormalCheck tool, we first established a proper verification environment, then defined a number of relevant liveness and safety properties, which we checked on an abstracted (8 PHY devices) as we...
متن کاملEPSL: Executable Protocol Specification Language
Motivation. The verification of bus protocols, i.e., of communication protocols between hardware devices as in the case of the well-known PCI bus, is a central problem in hardware verification. Although bus protocol design and verification become increasingly important due to the integration of diverse components in IP Core-based designs, even standard bus protocols are usually specified in Eng...
متن کاملOn Feasibility of Adaptive Level Hardware Evolution for Emergent Fault Tolerant Communication
A permanent physical fault in communication lines usually leads to a failure. The feasibility of evolution of a self organized communication is studied in this paper to defeat this problem. In this case a communication protocol may emerge between blocks and also can adapt itself to environmental changes like physical faults and defects. In spite of faults, blocks may continue to function since ...
متن کاملEmbedded system protocol design flow based on SDL: from specification to hardware/software implementation
SDL (Specification and Description Language) is popular for communication protocol design. SDL tools allow simulating and verifying SDL models. In this paper, we show how SDL models can be transformed into hardware/software implementations for embedded systems. Our design flow contains a lightweight operating system integration layer and a cosimulation framework that supports hardware/software ...
متن کاملInter-process Communications for System-Level Design*
Working at system level is attracting increasing interest, as it supports the exploration of several alternatives, before the hardware/software partitioning takes place. New issues must be taken into account, such as validation and verification at all steps. Within the framework of a system-level design methodology that supports verification, communication protocols among processes play a key r...
متن کامل